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Abstract 
The Xilinx V i x - 1 1  Ro is a platform FPGA that embeds multiple microprocessors within 
the fabric of an SRAM-based reprogrammable FPGA. The variety and quantity of resources 
provided by this family of devices make them very attractive for spaceflight applications. However, 
these devices will be susceptible to single event effects (SEE). which must be mitigated. 
Observations from prior testing of the Xilinx Virtex-II Pro suggest that the PowerPC core has 
significant vulnerability to SEES. However, these initial tests were not designed to exclusively target 
the functionality of the PowerPC, therrfore making it difficult to distinguish processor upsets from 
fabric upsets. The main focus of this paper involves detailed SEE testing of the embedded PowerPC 
core. Due to the complexity of the PowerPC, various custom test applications, both static and 
dynamic, will be designed to isolate each Unit of the processor. Collective analysis of the test results 
will provide iasight into the exact upset mchanism of the PowerPC. With this information, 
mitigations schems can be developed and tested that address the specific susceptibilities of these 
devices. 
The test bed will be the Xilinx SEE Consortium Virtex-II Ro test board, which allows for 
configuration scrubbing, design triplication, and ease of data collection. Testing will be performed at 
the Indiana University Cyclotron Facility using protons of varying energy levels and fluencies. This 
paper will present the detailed test approach along with the results. 
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I 2 XRTC Board - Daughter Card 
Xilinx Virtex-I1 Pro 
- XQR2VP40-FF1152 
- DualPowerPCs 
- 15,868,256 configuration bits 
External interfaces 
- Platform flash devices 
- JTAGlSelectMAP 
- CPU debug headers 
- 2 300-pin Teradyne connectors 
- RS-232 
- SMPXMGTs 
Isolated power lugs 
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XRTC Board - Motherboard 
2 XC2VP70 FPGAs 
- DUT configuration scrubber 
- DUT functionality monitor 
External interfaces 
- Platform flash devices 
- System ACE 
- Triple majority voted flash 
- 7 40-pin IDE connectors 
- 
- 3 R S - 2 3 2 ~ r t s  
3 5 12-MB SDRAM DIMMs 
- JTAGlDebug headers 
- MGT clock synthesizer 
- SMPX MGTs 
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IUCF Test Facility 
Indiana University 
Cyclotron Facility 
- Bloomington, IN 
- Protonbeam 
Energy: 30 - 200 MeV 
Flux: le2 - le1 1 p/sec-crn? 
- Cable length distance to 
user area is 60-70 ft. 
Peirick 
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User Area Test Setup Pictures 
XRTC Board in Beam 
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Test Applications 
1. Static RegisterKache Test 
- 
- 
PowerPC initializes registers before each run 
XMD used to initialize data cache before run, read out 
register and data cache after run via JTAG 
2. “Pseudo-Static” Register Test 
- 
- 
FuncMon issues IRQs to DUT PowerPC at 1-Hz 
DUT PowerPC ISR dumps all 80 register values to 
FuncMon via 32-bit GPIO data bus 
FuncMon buffers all data received, issues IRQ to its own 
PowerPC, which dumps data out UART 
FuncMon also counts reset events and timeout events 
- 
- 
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DUT 
PPC 1 I * 3 2 - + DUT 
Cntrl mIRQ c PPC 
- Unit 
- 
PLB 
GPIO 
Data Count 
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Test Complications 
1 Functionality not integrated for this test 
1. Configuration scrubbing 
2. Design triplication 
I 3. DUT PowerPC exception handlers 
I Connection failures with socketed DUT card 
- 1152-pin spring loaded socket 
- Damaged springs resulted in signal 
connections including JTAG 
possible with socketed card 
I 
- Static registedcache test was not I 
j 
I 
I 
... 
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SEE Results 
PowerPC Unit Total Bit-Errors 
GPRs 4 
D-Cache 87 
Static Test Bit-Error Results 
Cross (e& StDw Crosdbit (cm2) StDev 
4.99E-11 2.5OE-11 3.88E-11 2.44E-14 
4 ME-9 2.33E-10 3.31E-14 1.78E-15 
Pseudo-Static Test SEE Results 
(Nore: Eachrun was stopped when the. DUT slopped responding lo IRQs) 
Other observed effects: 
- Processor resets, DUT power cycling required, 
instruction jumps, program exceptions, irregular 
response to IRQs, bit-flips in SPRs 
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Discussion of Results 
Static Test 
- Valid SEU data collected on register and cache 
- For statistical purposes, more testing is required 
- Scrubbing will keep JTAG routing valid, decreasing the 
Pseudo-Static Test 
number of “bad’ runs 
The runs were not long enough to gather SEU data on 
the registers 
Four runs failed during a DUT PowerPC TSR, however: 
No scrubbing 3 all runs most likely failed due to 
configuration upsets rather than a PowerPC SEE 
Scrubbing and exception handlers will allow SEU data to 
be collected using this IRQ design scheme 
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Future Work Plan 
Integrate configuration scrubbing, exception 
handlers, and TMR into designs 
Add more functionality to test applications 
- Use of dual PowerPCs for data collection 
- Ability to monitorkount program exception types 
Advanced test applications 
- Exercise PowerPC with dynamic test 
- Preliminary PowerPC mitigation test 
Next test date: October 17-19 @ IUCF 
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Purpose: to monitor the PowerPC’s effectiveness 
to continuously execute instructions and 
maintain its functionality 
Run multiple functions 
- Time-of-Day computation 
- Matrix math operations 
- Memory operations 
DUT command and status 
- Monitor DUT via GPIO bus and other critical status 
- Control DUT functionality via GPIO; revive DUT 
- Post-run mcmoryhegister dump via JTAG 
1 ines (e. g. IC U Request, Mac hi neC hec k) 
PowerPC using IRQs and resets 
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Conduct tests over range of clock frequencies 
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P Mitigating Dual PowerPCs I 
Two levels of mitigation: 
1. 
2. 
Each PowerPC needs individual software mitigation schemes 
Additional hardware layer needed to compare results from both 
PowerPCs, and detect and correct PowerPC SEES 
Hardware Architecture 
- Triplicated data paths 
- PowerPC controller core 
Compare PowerPC results 
Monitor PowerPC health 
Schedule PowerPC servicing 
Log data and PowerPC state info 
Between core and each PowerPC 
Between PowerPCs 
- Command handshaking 
Software Application 
- Both processors run 
identical code 
- Code replication 
Data duplication 
Branch duplication 
Result duplication 
- Checkpoints and rollback 
- Heartbeat generation 
- Watchdog 
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Possible Mitigation Architecture 
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